



in association
with



Printed in the USA

PLDSynthesis™ II

The Next Generation in Programmable Logic Design

Version 3.8 (For A.1-F, A.2-F, A.3-F, A.4-F and B.1 Mentor Graphics
Design Environments)

User's Guide

The following patents apply to PLDesigner-XL:

U.S. Patent No. 5,499,191

U.S. Patent No. 5,140,526

U.S. Patent No. 4,873,647

COPY RESTRICTIONS -

- r The software and the accompanying written materials are copyrighted.
- r Unauthorized copying of the software, including, but not limited to, software that has been modified, merged, or included with other software or of the written materials is expressly forbidden.
- r You may be held legally responsible for any copyright infringement that is caused or encouraged by your failure to abide by the terms of this license.
- r Subject to these restrictions, and if the software is not copy-protected, you may make one (1) copy of the software solely for backup purposes. You must reproduce and include the copyright and patent notice on the backup copy.

USE RESTRICTIONS -

- r You may not distribute, loan, or in any way make copies of the software or accompanying written materials to others.
- r You may not modify, adapt, translate, reverse engineer, decompile, disassemble, or create derivative works based on the software.
- r You may not modify, adapt, translate, or create derivative works based on the written materials without the prior written consent of MINC.

DISCLAIMER OF WARRANTY AND LIMITED WARRANTY

THE SOFTWARE AND ACCOMPANYING WRITTEN MATERIALS (INCLUDING INSTRUCTIONS FOR USE) ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND. FURTHER, MINC DOES NOT WARRANT, GUARANTEE, OR MAKE ANY PRESENTATIONS REGARDING THE USE, OR THE RESULTS OF THE USE, OF THE SOFTWARE OR WRITTEN MATERIALS IN TERMS OF CORRECTNESS, ACCURACY, RELIABILITY, CURRENTNESS, OR OTHERWISE. THE ENTIRE RISK AS TO THE RESULTS AND PERFORMANCE OF THE SOFTWARE IS ASSUMED BY YOU. IF THE SOFTWARE OR WRITTEN MATERIALS IS DEFECTIVE, YOU AND NOT MINC OR ITS DEALERS, DISTRIBUTORS, AGENTS OR EMPLOYEES, ASSUME THE ENTIRE COST OF ALL NECESSARY SERVICING, REPAIR, OR CORRECTION.

MINC warrants to the original licensee that:

- 1) the media on which the software is recorded is free from defects in materials and workmanship under normal use and service for a period of ninety (90) days from the date of delivery as evidenced by a copy of the receipt
- 2) the hardware accompanying the software, if any, is free from defects in material and workmanship under normal use and service for a period of one (1) year from the date of delivery as evidenced by a copy of the receipt; Further, MINC hereby limits the duration of any implied warranty(ies) on the media or such hardware to the respective periods stated above. Some states do not allow limitations on duration of an implied warranty, so the above limitation may not apply to you.

MINC's entire liability and your exclusive remedy as to the media or hardware shall be, at MINC's option, either

- 1) return of the purchase price or
- 2) replacement of the media or hardware that does not meet MINC's Limited Warranty and which is returned to MINC with a copy of the receipt. If failure of the media or hardware has resulted from accident, abuse, or misapplication, MINC shall have no responsibility to replace the media or hardware or refund the purchase price. Any replacement media or hardware will be warranted for the remainder of the original warranty period or thirty (30) days, whichever is longer.

THE ABOVE ARE THE ONLY WARRANTIES OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, THAT ARE MADE BY MINC ON THIS MINC PRODUCT. NO ORAL OR WRITTEN INFORMATION OR ADVICE GIVEN BY MINC, ITS DEALERS, DISTRIBUTORS, AGENTS, OR EMPLOYEES SHALL CREATE A WARRANTY OR IN ANY WAY INCREASE THE SCOPE OF THIS WARRANTY, AND YOU MAY NOT RELY ON ANY SUCH INFORMATION OR ADVICE. THIS WARRANTY GIVES YOU SPECIFIC LEGAL RIGHTS. YOU MAY HAVE OTHER RIGHTS, WHICH VARY FROM STATE TO STATE.

NEITHER MINC NOR ANYONE ELSE WHO HAS BEEN INVOLVED IN THE CREATION, PRODUCTION, OR DELIVERY OF THIS PRODUCT SHALL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, OR INCIDENTAL DAMAGES (INCLUDING DAMAGES FOR LOSS OF BUSINESS PROFITS, BUSINESS INTERRUPTION, LOSS OF BUSINESS INFORMATION, AND THE LIKE) ARISING OUT OF THE USE OF OR INABILITY TO USE SUCH PRODUCT EVEN IF MINC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME STATES DO NOT ALLOW THE EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES, THE ABOVE LIMITATION MAY NOT APPLY TO YOU.

*MINC Incorporated
6755 Earl Drive
Colorado Springs, Colorado 80918
(719) 590-1155
FAX (719) 590-7330*

Espresso and Espresso (Exact) were developed and provided to MINC Incorporated by the University of California at Berkeley.

TRADEMARKS

MINC does not imply or infer that products from the trademarked companies are, or will in the future be, supported by PLDesigner-XL.

Actel is a registered trademark of the Actel Corporation

Advanced Microcomputer Systems, MMI, PAL, and PLE are registered trademarks of Advanced Microcomputer Systems.

Altera, MAX, MAX+PLUS II, MAX 5000 and MAX 7000 are registered trademarks of Altera Corporation.

AMD is a registered trademark of Advanced Micro Devices, Inc.

Atmel is a registered trademark of Atmel Corporation.

AT&T is a registered trademark of American Telephone and Telegraph

Cypress is a trademark of Cypress Semiconductor Corporation.

Data I/O is a registered trademark of Data I/O Corporation.

Epson is a registered trademark of Epson America, Inc.

GAL and Lattice are registered trademarks of Lattice Semiconductor Corporation.

Gazelle is a registered trademark of Gazelle Microcircuits, Inc.

Gould is a registered trademark of Gould Electronics.

Hercules is a registered trademark of Hercules Computer Technology.

HP is a registered trademark of Hewlett-Packard Company

ICT is a registered trademark of International CMOS Technology, Inc.

IBM is a registered trademark of International Business Machines

Intel is a registered trademark of Intel Corporation.

MINC, PLDesigner, and PLSchematic are registered trademarks of MINC Incorporated.

PLDesigner-XL is a trademark of MINC Incorporated

National is a registered trademarks of National Semiconductor Corporation.

OrCAD and SDT IV are trademarks of the OrCAD Systems Corporation

P-CAD and PC-CAPS are registered trademarks of CADAM, an IBM Company

Samsung is a registered trademark of Samsung Electronics.

Seeq is a registered trademark of Seeq Technology, Inc.

Signetics is a registered trademark of Signetics Corporation.

Sun Microsystems and Sun Workstation are registered trademarks of Sun Microsystems, Inc.

Sun-4, SunOS, and SunView are trademarks of Sun Microsystems, Inc.

TI is a registered trademark of Texas Instruments Incorporated.

ViewLogic and Viewdraw are registered trademarks of ViewLogic Systems, Inc

Western Digital is a trademark of Western Digital Corporation.

Xilinx is a registered trademark of Xilinx Corporation.

Zilog is a trademark of Zilog, Inc.

PLDesigner-XL User's Guide - Table of Contents

Section 1: Getting Started

Chapter 1 Brushing Up On Programmable Logic

PLD Architectures	1-1
-------------------------	-----

Chapter 2 About PLDSynthesis II

PLDSynthesis Overview and Architecture	2-1
Design Flow	2-3
Design Entry	2-4
Flexible Design Methodology	2-4
Design Synthesis Language (DSL)	2-4
Schematic Entry	2-4
Compiling	2-4
Functional Simulation	2-4
Optimizing	2-5
Automatic DeMorganization	2-5
Automatic Flip-Flop Synthesis	2-5
Automatic Don't Care Generation	2-5
XOR Synthesis	2-5
NODE Collapsing	2-6
Logic Minimization	2-6
Factoring	2-6
Device Selection	2-6
PLDs/CPLDs	2-6
FPGAs	2-7
Design Partitioning	2-7
Device Library	2-7
FPGA Backend Software	2-8
Back Annotation	2-8
Building a PLDSynthesis II Design Synthesis Language Source File	2-9
Parts of a Source File (Using PLDSynthesis II's Design Synthesis Language)	2-9

Chapter 3 PLDSynthesis II Tutorial

Introduction	3-1
Setting Up the Demo	3-1
Setting Up the Mentor Enviroment	3-1
Installing PLDSynthesis II	3-2
UnTARing and Unpacking the Tutorial	3-2
The PLDSynthesis II Window	3-3
Design Functional Description	3-4
Exporting a Schematic Design to PLDSynthesis II	3-5
Importing a Language-Descriptive Design into PLDSynthesis II	3-18

Global Options (Options).....	4-11
Equation Reduction Method.....	4-11
Generate Warnings	4-12
Verbose	4-12
Nodes for If Statements.....	4-12
Product Term Limit	4-12
System Interface Options (Options)	4-12
Text Editor	4-12
Programmer Interface	4-12
Schematic Options (Options)	4-13
Schematic Editor:	4-13
EDIF 200	4-13
Use TTL Library:	4-13
Netlist Extension	4-13
Base Component Library	4-13
Extended Component Libraries:	4-13
Simulation Options (Options)	4-13
Simulation Output Level:	4-14
Automatically Simulate:	4-14
Documentation Options (Options)	4-14
Print Equations as Described in the Source:	4-14
Print Equations The Way They Were Fit:	4-14
Print All Equations:	4-14
Print DeMorgan Equations:	4-15
Compile Library File (File Menu)	4-15
Abort Task (File Menu)	4-15
Exit (File Menu)	4-15
Edit (Main Menu)	4-15
Design (Edit Menu)	4-15
VHDL Project (Edit Menu)	4-15
Stimulus (Edit Menu)	4-16
Physical Information (Edit Menu)	4-16
Cost Information (Edit Menu)	4-16
Device Library (Edit Menu)	4-16
File (Device Library Menu)	4-17
Open Available	4-17
New Available	4-17
Save Library	4-17
Save Available	4-17
Exit Library Editor	4-17
Filter (Menu Bar)	4-18
Device Filter Pattern.....	4-19
MANUFACTURER	4-19
LOGIC FAMILY	4-19
DEVICE PACKAGE	4-19
TEMPERATURE RANGE	4-19
Functions (Menu Bar)	4-19
Show Deleted	4-19

Show Ignored	4-19
Show Accepted	4-19
Library Show Modified	4-20
Library Show Touched	4-20
Copy Library Shown	4-20
Copy Library All	4-20
Clear All Functions	4-20
Device Library (Device Library Editor)	4-20
AVL File (Device Library Editor)	4-21
View (Main Menu)	4-22
Design	4-22
VHDL Project	4-22
Stimulus Language	4-23
Simulation Table	4-23
Simulation Waveforms	4-23
File (Waveform Viewer)	4-23
Bus (Waveform Viewer)	4-23
Simulation section (Waveform Viewer)	4-24
Magnification: (Waveform Viewer)	4-24
Expand (Waveform Viewer)	4-24
X cursor (Waveform Viewer)	4-24
Y cursor (Waveform Viewer)	4-24
Signal Name Buttons (Waveform Viewer)	4-25
Physical Info (View Menu)	4-25
Cost Info (View Menu)	4-25
Documentation (View Menu)	4-25
Static Timing Report (View Menu)	4-25
Log (View Menu).....	4-25
Build (Main Menu)	4-26
Build Design (Build Menu)	4-26
Build Model (Build Menu)	4-26
Build Report(Build Menu)	4-27
Device (Main Menu)	4-27
Parameters	4-27
Constraints (Device Parameters)	4-27
Priorities (Device Parameters)	4-27
Templates (Device Parameters)	4-27
Solutions (Device Menu)	4-28
Device Mapping (Device Menu)	4-28
Device Programming (Device Menu)	4-28
FPGA Mapping (Device Menu)	4-28
PLDesigner-XL Default Resources	4-29
Defining Pointer Functionality	4-29
Defining Window Colors	4-29
Font Selection	4-30

Section 2: Design Synthesis Language Reference Guide

Chapter 5 Conventions and Syntax

Introduction to Design Synthesis Language (DSL)	5-1
Description of a DSL Source File	5-2
Conventions Used by Design Synthesis Language	5-3
Identifiers	5-3
Keywords	5-4
Integer Constants	5-4
Comments	5-5
Headers	5-5

Chapter 6 Signal Declarations and Modifiers

Introduction	6-1
Declarations	6-2
System and Local Signal Declarations	6-2
Arrays	6-2
Input Signals	6-3
Output/Biput Signals	6-3
Biput Signal Usage	6-4
Nodes	6-5
Wired-Bus Signals	6-6
Declaration Modifiers	6-8
LOW_TRUE	6-8
Flip-Flop Types	6-8
D_FLOP	6-9
D_LATCH	6-9
JK_FLOP	6-9
SR_FLOP	6-10
T_FLOP	6-10
Control Information Constructs	6-11
CLOCKED_BY	6-11
LATCHED_BY	6-11
CLOCK_ENABLED_BY	6-11
RESET_BY	6-11
PRESET_BY	6-12
ENABLED_BY	6-12
Default Information Constructs	6-13
DEFAULT_TO	6-13

Chapter 7 Expressions

Introduction	7-1
Operators	7-1
Logical Operators	7-4
Expression Shorthand (ES)	7-4
Relational Operators	7-5
Arithmetic Operators	7-6
Constant Expressions	7-6
Using Parentheses to Change Precedence	7-7
Groups and Ranges	7-7
Array Expressions	7-9
Don't Care Condition	7-11

Chapter 8 Statements and Constructs

Introduction	8-1
Assignment Statements	8-1
IF Statements	8-2
CASE Construct	8-3
TRUTH_TABLE	8-4
STATE_MACHINE Construct	8-5
CLOCKED_BY (in a STATE_MACHINE)	8-6
Rules for Using CLOCKED_BY in a State Machine	8-6
RESET_BY (in a STATE_MACHINE)	8-7
RULES for Using RESET_BY in a State Machine	8-7
STATE_BITS (in a STATE_MACHINE)	8-8
Rules for Using the STATE_BITS Construct in a State Machine	8-8
STATE_VALUES	8-10
Rules for Using the STATE_VALUES Construct	8-10
ONE_HOT	8-10
GRAY_CODE	8-11
STATE Declarations	8-11
Rules for Using the STATE Construct	8-12
GOTO Statement	8-13
Asynchronous State Machines	8-13

Chapter 9 Procedures and Functions

Introduction	9-1
Procedures	9-1
Declaring a Procedure	9-2
Invoking a Procedure	9-2
Functions	9-3
Declaring a Function	9-3
Invoking a Function	9-4

Input Parameters	9-4
Output Parameters	9-5
Local Declarations	9-5
What Happens When a Procedure or Function is invoked?	9-5
Invoking Procedures and Functions From Other Files	9-7

Chapter 10 Text Processing

Introduction	10-1
Macros	10-1
Including Other Files in a Design	10-2
Commenting Out Blocks of Code	10-3

Chapter 11 Compiling a Design

Introduction	11-1
Compilation	11-1
Multiple File Designs	11-2
Errors in Compilation	11-2

Chapter 12 Simulating and Testing a Design

Introduction	12-1
Test Language Reference	12-2
General Structure of a Simulation or Test File	12-2
Keywords	12-3
Declarations	12-3
Specifying the Clock Resolution	12-4
Variable and Signal Expressions	12-4
Declaring Variables	12-5
Tracing Signals	12-6
Statements	12-7
Using the Table Format to Create Vectors	12-7
Using Test Language Constructs to Create Vectors	12-9
SET	12-10
CLOCKF	12-12
INITIAL	12-13
INITIAL_TO	12-15
MESSAGE	12-15
RETURN	12-16
Test Language Operators	12-18
The FOR-DO Construct	12-19
IF/THEN/ELSE	12-20
WHILE-DO	12-21
An Example Simulation Section and Results	12-22

A SYSTEM_TEST Example	12-25
Internal Simulator Operation	12-27
Simulation Cycle	12-27
Initialize	12-27
Compute All Outputs Until Stable	12-27
If There is a Clock Signal	12-28
Write Out Results	12-28
Signal States	12-28
Truth Tables for the Test Language Logical Operators	12-30

Chapter 13 Optimizing a Design

Introduction	13-1
Optimizer Operation	13-1
Node Collapsing	13-2
Virtual and Physical Nodes	13-2
Controlling Node Collapsing	13-3
CTL_OPT [0=Off 1=On]	13-3
MAX_SYMBOLS	13-3
MAX_PTERMS	13-3
MAX_XOR_PTERMS	13-4
POLARITY_CONTROL [TRUE FALSE]	13-4
XOR_POLARITY_CONTROL [TRUE FALSE]	13-4
Node Collapsing and Partitioning	13-6
Register Synthesis	13-6
Equation Reduction	13-7

Section 4: Partitioning and Device Selection

Chapter 14 Partitioning and Selecting Devices

Introduction	14-1
Partitioning Modes	14-1
PLD/CPLD vs. FPGA Partitioning	14-2
The Partitioning Process	14-3
Directed Partitioning	14-3
Placing Logic into Specified Devices	14-3
Placing Unspecified Logic	14-4
PLDesigner-XL Fitting Vs. Vendor-Supplied Software Fitting or Place & Route	14-4
Pinout and Architectural Feature Specification	14-5
Selecting Possible Devices	14-5
Creating Custom Available Files	14-5
Setting the Template List	14-6
Setting Partitioning Constraints	14-6
Setting Partitioning Priorities	14-8

IC Package Descriptions	14-9
-------------------------------	------

Chapter 15 Controlling Partitioning and Fitting

Introduction	15-1
How the .pi File Controls Partitioning	15-2
Directed Partitioning	15-2
Manual Partitioning	15-3
PLD and CPLD Partitioning	15-3
Creating a .pi File	15-3
Physical Information File Language Reference	15-3
Physical Information Language Keywords	15-3
.pi File Syntax Rules	15-4
Comments	15-5
COMP_OFF and COMP_ON	15-5
Input and Output Signals in the .pi File	15-5
.pi File Structure	15-6
Global Properties	15-6
Ungrouped Signals	15-7
Virtual Signals	15-8
Signal Properties for Ungrouped Signals	15-9
DEFAULT Statement for Ungrouped Signals	15-9
Group Specifications	15-10
Naming a Group	15-10
Listing Signals in a Group	15-11
Signal Properties for a Group	15-12
DEFAULT Statement in a Group	15-13
Device Specifications	15-13
Device Properties	15-14
Naming a Device	15-15
Targeting a Specific Device for Fitting	15-15
Listing Signals in a Device	15-16
Specifying Signal Directions in a Device	15-19
Signal Properties for a Device	15-19
DEFAULT Statement in a Device	15-20
Assigning Logic Levels (High-Value, Low-Value, NO_CONNECT) to Pins of a Device	15-21
Device Section Specifications	15-21
Section Properties	15-22
Targeting a Block or Quadrant Within a Device	15-22
Syntax	15-22
Example	15-23
Specifying Signal Directions in a Section of a Device	15-23
Listing Signals in a Section of a Device	15-23
Grouping Signals Within a Device	15-23
Fuse-Level Programming Control	15-24
BLOWN and INTACT	15-24
Using the .npi File to Recreate a Pinout	15-24

Examples Using the .pi File	15-24
Example 1: Controlling the Size of Equations	15-25
Example 2: Forcing Signals To Be Fit Together in the Same Device	15-25
Example 3: Using Specific Devices	15-25
Example 4: Maintaining Pin Assignments	15-25
Example 5: Fitting the Design into One Device	15-26
Example 6: Fitting the Design into More Than One Device	15-26
Example 7: Mixing Automatic and Directed Partitioning	15-27
Example 8: Refitting a Design Into the Same Footprint	15-27
Example 9: Specifying Devices Without Specifying Signals	15-27
Application Note: .pi Property: Balance Partition	15-29

Chapter 16 Device Specific Partitioning

Introduction	16-1
General Device Fitting with .pi File Properties	16-1
Controlling PLD Utilization	16-1
Using the FIT_AS_OUTPUT Property	16-2
Controlling How Signals are Fit Together	16-2
Enables Used Only For Test	16-3
Synthesis Control Properties	16-4
Accessing Internal Points in a Device	16-5
Hidden Nodes	16-5
Shadow Nodes	16-6
Unary Nodes	16-6
Devices With Unary Nodes	16-8
Unary nodes in the P330 and P331	16-10
Other Device-Specific Information for PLDs	16-11
Synchronous Preset in the 22V10, 750, and 2500 Architectures	16-11
Using the Combinatorial Output/Registered Feedback Capabilities of the P22V10I	16-12
Controlling the Clock Source in the P750B and P2500B Devices	16-13
P1800 Architecture	16-14
P1800 Pin and Node Assignments	16-14
P1800 Subgroups	16-15
Accessing the Open-Drain Outputs of the P16V8HD, P20VP8, and P16VP8	16-15
AMD MACH	16-17
MACH Pin Numbering	16-17
Using the .pi File with MACH Devices	16-18
Properties and Device Utilization	16-18
Equation Optimization	16-19
Targeting PAL Blocks	16-20
Using GROUPs with MACH	16-20
Using SECTIONs with MACH	16-20
Using FLOAT_NODES with MACH Devices	16-21
Accessing the MACH Internal Feedback Path	16-22
Configuring the MACH 445 and MACH 465 Devices for Zero-Hold Time	16-23
Accessing the MACH 445 and MACH 465 Signature Bits	16-24
The MACH .rpt File	16-24

Altera (Intel) IFX	16-25
Lattice PLSI	16-25

Section 5: Programming, Testing, and Documenting a Design

Chapter 17 Programming and Testing Devices

Introduction	17-1
Programming PLDs or CPLDs	17-1
Downloading Fusemaps	17-1
Using Your Device Programmer's Downloading Software	17-1
Connecting Your Computer System to a Device Programmer	17-2
Testing Devices	17-2
Programming FPGAs	17-2

Chapter 18 Documenting a Design

Introduction	18-1
Title Page	18-1
Switch Values	18-1
Reduced Design Equations	18-2
How Equations are Generated	18-2
Equation Extensions Used in the .doc File	18-2
DeMorgan Equations	18-3
Equation Display	18-3
Partitioning Criteria	18-4
Solutions List	18-4
Fusemap Files	18-4
Pinout Diagrams	18-4
Alias List (FPGAs Only)	18-4
Possible Devices List	18-5
Wire List	18-5
Viewing the Documentation	18-5

Section 6: Miscellaneous

Chapter 19 Running From the Command Line

Introduction	19-1
Running PLDesigner-XL from the Command Line	19-1
PLSchematic	19-2
Compiling a Design	19-2
Simulating a Design	19-3

Optimizing a Design	19-3
Documenting the Compile Phase	19-4
Output Equations to Other Tools	19-5
Selecting Devices for a Design	19-6
Partitioning the Design	19-6
Generating Fusemaps	19-7
Documenting the Partitioning Process	19-7
Automating the PLComp, PLOpt, and PLSim Commands	19-7
Automating the Partition System Commands	19-8
Building the .cst File	19-9
Priority Values and Constraints	19-10
Ways to Speed Partitioning	19-11
Specify Constraints for Partitioning	19-11
Use a Small Available File	19-11

Chapter 20 Design Tips

What If Equations Are Too Large?	20-1
What If PLDesigner-XL Runs Out of Memory?	20-2
In PLComp	20-2
In PLOpt.....	20-2
In PLFit	20-2
What Can Be Done to Speed Things Up?	20-2
In PLComp and PLOpt	20-2
In PLFit	20-2
What Can Be Done to Minimize the Amount of Hardware Needed to Implement a Design?	20-3
In the Design Files	20-3
In the Fitting Constraints	20-3
How Do I Place My Whole Design into an FPGA?	20-3
What If I Want More Control Over My Design?	20-4
Default .pi File	20-4
CST File and PLFit Speed	20-4
Pin Placement.....	20-4
Architectural Control of the FPGA Device	20-4
Quick Check.....	20-4
Why Does My Design Pass PLFit But Fail to Place and Route?	20-4
What If I Can't Get My FPGA Solution To Run Through the Vendor-Supplied Optimizer or Place & Route Software?	20-5

Section 7: Appendices

Appendix A Devices Supported by PLDesigner-XL (provided separately)

Appendix B Language-Based Design Examples

Introduction	B-1
Building a PLDesigner Design Synthesis Language Source File	B-1
Gray_Code Counter Examples	B-2
Example 1: Asynchronously Reset Gray Code Counter	
Using Simple Equations (PLDs)	B-2
.cst (Constraint) File for Example 1	B-2
.stm (Stimulus) File for Example 1	B-3
Example 2: Synchronously Reset Gray Code Counter	
Using Simple Equations (For Altera MAX)	B-4
.cst (Constraint) File for Example 2	B-4
.stm (Stimulus) File for Example 2	B-4
.pi (Physical Information) File for Example 2	B-5
Example 3: Synchronously Reset Gray Code Counter	
Using a Truth Table (Altera FLEX)	B-6
.cst (Constraint) File for Example 3	B-6
.stm (Stimulus) File for Example 3	B-7
.pi (Physical Information) File for Example 3	B-7
Example 4: Synchronously Reset Gray Code Counter	
Using a Truth Table and IF Construct (AMD MACH)	B-8
.cst (Constraint) File for Example 4	B-8
.stm (Stimulus) File for Example 4	B-9
Example 5: Synchronously Reset Gray Code Counter	
Using CASE Statement (Xilinx XC3000)	B-10
.cst (Constraint) File for Example 5	B-11
.stm (Stimulus) File for Example 5	B-11
.pi (Physical Information) File for Example 5	B-12
Example 6: Synchronously Reset Gray Code Counter	
Using IF Statement (Xilinx XC4000)	B-13
.cst (Constraint) File for Example 6	B-14
.stm (Stimulus) File for Example 6	B-14
.pi (Physical Information) File for Example 6	B-15
Example 7: Synchronously Reset Gray Code Counter	
Using a State Machine (Actel ACT2)	B-16
.cst (Constraint) File for Example 7	B-17
.stm (Stimulus) File for Example 7	B-17
.pi (Physical Information) File for Example 7	B-18
Example 8: Synchronously Reset Gray Code Counter	
Using a State Machine (Actel ACT3)	B-19
.cst (Constraint) File for Example 8	B-20
.stm (Stimulus) File for Example 8	B-20
.pi (Physical Information) File for Example 8	B-21
Drink Machine Examples	B-22
Example 1: Drink Machine Using a State Machine	B-22
Example 2: Drink Machine Using a State Machine and Default Values	B-25
Seven-Segment Display Handler Example	B-28
Adders and Multipliers	B-31
Example 1: 1-Bit, 2-Bit, 4-Bit and 8-Bit Adder Procedures	B-31

Example 2: 1-Bit, 2-Bit, 4-Bit and 8-Bit Adder Functions	B-33
Example 3: Combinatorial 4x4 Multiplier Function	B-34
Example 4: Combinatorial 4x4 Multiplier Functions	B-35
4-Bit ALU Example	B-36

Appendix C PLDesigner-XL Error and Warning Messages (Deleted)

Appendix D Integrating PLDesigner-XL With Other Design Tools

Introduction	D-1
Input Formats (VHDL and EDIF 2 0 0)	D-1
Output Formats (JEDEC and EDIF 2 0 0)	D-1
Other Mechanisms	D-1

Appendix E Synthesis for FPGA Devices UNIX (provided separately)

Appendix F (Deleted)

Appendix G (Deleted)

Appendix H AMD Support Supplement

Introduction	H-1
Overview of the Design Process	H-1
MACH Specific Issues in the Design Flow	H-2
Design Conception	H-2
Design Expression	H-2
Design Implementation	H-3
Design Testing	H-4
Design Integration	H-4
Summary of MACH Family Devices	H-6
Output Enable Functions	H-6
MACH 1xx	H-6
MACH 2xx/MACH 2xx	H-7
MACH 215, MACH 4xx	H-7
Register Reset/Preset Functions	H-7
Clock Functions	H-7
Packaging	H-8
MACH Designs With Complex Clock Functions.....	H-9
Devices: All MACH Devices	H-9
MACH Clock Limitations	H-9
MACH 1xx and 2xx	H-9
MACH 3xx and 4xx	H-9
Fitting Asynchronous Functions in MACH Devices	H-11
Devices: MACH215 MACH4xx	H-11

Pterm Clock and Reset and Preset	H-11
More Than One RESET/PRESET Pair per Pal Block	H-11
XOR T-Equations on the MACH4xx H-13	
Devices: MACH4xx	H-13
XOR-TFF Problem Defined	H-13
Guidelines for MACH-Specific Optimization	H-14
Devices: All MACH	H-14
Suitable Optimizing Parameters for MACH Devices	H-14
For the MACH4xx:	H-14
For MACH 1xx/210/211:	H-14
For MACH 2xx (other than MACH210/211):	H-14
Optimizing Adjustments	H-15
The Effect of MAX_PTERMS and MAX_XOR_PTERMS	H-15
Understanding the .log File Messages	H-17
Devices: All MACH	H-17
The .log File	H-17
Information Messages	H-17
General Failure Messages	H-17
Pin Assignment Messages	H-18
Grouping Messages	H-20
Examples	H-21
.log File of a Successful Fit:.....	H-21
.log file with a specific violation, in this case, "Number of Clocks":	H-21
.log file where place and route failed without a specific cause:	H-22
Understanding the .rpt File	H-25
Devices: All MACH	H-25
Obtaining an .rpt File	H-25
Contents of the Report File	H-25
Heading	H-26
Failure Disclaimers	H-26
Summary Statistics	H-27
Device Resource Utilization.....	H-28
Partitioner Report	H-30
Clock Assignments	H-30
Signal Directory	H-31
Resource Assignment Map	H-33
MACH and the Number of Devices Constraint	H-37
Devices: All MACH	H-37
The Problem	H-37
Using 'default' in the .pi File Entry	H-37
Using a Second Device	H-38
Using MACH Input Registers	H-39
Devices: MACH2xx, MACH4xx	H-39
Input Register Pin Names	H-39
MACH2xx vs MACH4xx	H-39
Input Registration	H-39
Detection	H-40
Forcing a Function to be Fit as Unary	H-40
Preventing a Function From Being Fit as Unary	H-41

Control of the Asynchronous Mode in the MACH4xx	H-43
Devices: MACH4xx	H-43
Control of T-Flop Synthesis in the MACH4xx	H-45
Devices: MACH4xx	H-45
Normal Operation	H-45
DFF Only Fitting	H-45
Using the T Equation	H-45
Analyzing Test Vector Errors	H-47
Devices: All MACH	H-47
Simulator Warnings	H-47
Initial States	H-47
Glitches in Control Logic	H-47
MACH Power-On Reset	H-49
Devices: MACH4xx	H-49
PLDesigner-XL DSL Reset Definition	H-49
Nominal Case	H-49
Exception Cases	H-49
Hazard-Free Combinatorial Latches	H-51
Devices: All MACH	H-51
Basic Latch Circuit	H-51
Hazard Term	H-51
Hazard Free Latch	H-51
MACH Pin and Node Identification	H-53
Devices: All MACH	H-53
Naming Convention	H-53
Pin Name Tables.....	H-54
Achieving Satisfactory Pinouts with MACH Devices	H-59
Devices: All MACH	H-59
Procedure	H-59
Refitting into MACH Devices	H-63
Devices: All MACH	H-63
Concept	H-63
Procedure	H-63
Forcing Unused MACH Outputs to be Driven or Floating	H-69
Devices: MACH 1xx and 2xx	H-69
Forcing Outputs Driven	H-69
Forcing Outputs Floating	H-70
Possible Pin Incompatibility Between MACH230 and MACH435	H-71
Devices: MACH230 and MACH435	H-71
Complete List of MACH Pin Names.....	H-73
Devices: All MACH	H-73
Pin Numbering	H-73
44-Pin Packages	H-73
68-Pin Packages	H-74
84-Pin Packages	H-75
Fuse Commands for Forcing Outputs to be Driven	H-81
Devices: MACH 1xx/2xx	H-81
Application Note:	H-89
Fitting Effort.....	H-89

Appendix I (Deleted)

Appendix J (Deleted)

Appendix K Atmel ATV5000 CPLD Support Supplement

Overview	K-1
ATV5000-Specific Optimization	K-1
Optimizing Settings for the ATV5000	K-1
The Effect of MAX_PTERMS	K-2
The Effect of MAX_SYMBOLS	K-2
Specifying Device Utilization	K-3
Using the Flip-Flop Clock Option	K-3
Enabled Clocking	K-3
Controlling the Clock Source	K-4
Using the I/O Pin Latches	K-5
Latched Unaries in the ATV5000	K-5
ATV5000 Pin and Node Identification	K-5
Naming Conventions and Node Locations	K-5
Virtual Pin Name Table	K-6
Targeting Quadrants in the ATV5000	K-9
Using GROUPs	K-9
Using SECTIONs	K-10
Placing Node Signals on Buried Logic Cells	K-11
Understanding RU conversion	K-11
Understanding Regionalization	K-12
Universal and Regional Pterms	K-12
Regionalization, Sum-Term Combining, and Fitting Pterms	K-12
Signal Regionalization	K-12
Signal Regionalization via Input Pins	K-13
UR Conversion	K-13
Pterm Regionalization	K-13
Regionalization and the Fitting Process	K-13
Understanding the .rpt (Report) File	K-13
Obtaining an .rpt file	K-14
Contents of the .rpt file	K-14
Heading	K-15
Failure-to-Partition Disclaimer	K-15
Partitioner Report	K-15
Signal Directory	K-15
Signals Universalized on Sum Term B	K-17
Signals Regionalized on Input Pins	K-17
Function Placement Report	K-17
Quadrant Sections	K-17
Fit Attempt Sections	K-19
UR Conversion Report	K-20
Pterm Regionalization Report	K-20
Output/Node Signal Placement Report	K-20

Input Signal Placement Report	K-21
Failure-to-Fit Disclaimer	K-21

Appendix L Using PLDSynthesis II with LMG Models

Overview	L-1
Environmental Variables	L-1
PLDS II's pin_map.map Reference Table	L-2
Building a Device Entry in the .pin Table	L-3
Multiple Device Entries	L-5
Basic Rules and Potential Problems	L-6
Mapping to Other Vendor's Simulation Models	L-6
Questions	L-6

Appendix M Creating a Physical Schematic with Timing for Simulation in QuickSim

Description	M-2
Timing Simulation With Advanced Timing Models	M-2
Timing Simulation with Logic Modeling Models	M-3
Timing Simulation with PLDSynthesis II Standard Models	M-4
Devices Supported by Advanced Timing Models	M-4
AMD Devices Supported by Advanced Timing Models	M-4
Atmel Devices Supported by Advanced Timing Models	M-8
Cypress Devices Supported by Advanced Timing Models	M-13
Lattice Devices Supported by Advanced Timing Models	M-18

Appendix N (Deleted)

Appendix O AMD M5 (MACH5) Support Supplement

Introduction	O-1
MACH1xx/2xx/3xx/4xx	O-1
MACH5xx	O-2
PIL Constructs for M5	O-3
Segment and Block Assignments	O-3
Pin and Node Assignment	O-4
Unary Assignment	O-6
Dual Feedback	O-6
Forcing the Feedback Path to be Local	O-7
Toggle Register Feedback	O-8
Dual-Edge Clocking	O-9
MACH_UTILIZATION	O-9
MAX_PTERMS	O-10
Suitable Optimizing Parameters for M5 Devices	O-10

The Effect of MAX_PTERMS and MAX_XOR_PTERMS	O-10
Power Levels	O-11
Slew Rates	O-11
Design Documentation	O-12
Document File	O-12
Report File	O-12
Heading	O-12
SUMMARY STATISTICS	O-13
POWER RESOURCE UTILIZATION	O-13
DEVICE RESOURCE UTILIZATION	O-14
PARTITION GROUPS	O-16
SIGNAL DIRECTORY	O-17
FANOUT TABLE	O-19
POWER TABLE	O-20
BLOCK CONFIGURATION TABLES	O-20
Application Note:	O-22
Clock Assignments	O-22

Appendix P Cypress Flash37x Support Supplement

Introduction	P-1
Automatic or User-Directed Partitioning	P-1
Using the .pi file with Cypress C37X Devices	P-2
Assigning Logic Blocks	P-2
Assigning Pins	P-3
Assigning Pins	P-5
Assigning Unaries	P-5
Assigning Double Unaries	P-6
Specifying Device Utilization	P-6

Appendix Q Philips XPLA Support Supplement

Introduction	Q-1
Automatic or User-Directed Partitioning	Q-1
Using the .pi file with Philips XPLA Devices	Q-2
Assigning Logic Blocks	Q-2
Assigning Pins	Q-3
Specifying Device Utilization	Q-5
Using the XPLA Global Tri-State	Q-5
Setting the Global Tri-State in the .pi File	Q-5

<i>Glossary</i>	GL-1
------------------------------	------

<i>Index</i>	Index-1
---------------------------	---------